Physical Design Engineer
Intel —Guadalajara, Jal.
- Tiempo completo
- Doctorado
- Sin necesidad de experiencia
- Inglés
Senior Test Engineer
Cadence Design Systems —Guadalajara, Jal.
- Tiempo completo
- Administración de personal
- Informática
- Diagramas
SYSTEM TEST ENGINEER (FUNCTIONAL) - POWER ELECTRONICS
Hella —Tlaquepaque, Jal.
- Inglés
- Mejora continua
SystemC Modeling Developer (Remote)
UST —Guadalajara, Jal.
- Home Office (Desde casa)
- Maestría
- C++
- Desarrollo de software
- Seguro de vida
Postulación rápida
4d
Customer Support Engineer
Cognex Corporation —Guadalajara, Jal.
- Tiempo completo
- Servicio al cliente
- Salesforce
- Inglés
11d
Analog Design Engineer
Micron —Tlaquepaque, Jal.
- Administración de personal
- CAD
- Maestría
Test Engineer IV
Jabil Circuit —Guadalajara, Jal.
- Tiempo completo
- Experiencia en manufactura
11d
Debug & Rework SME (Test Engineering)
Jabil Circuit —Guadalajara, Jal.
- Tiempo completo
- ERP systems
- Microsoft Office
- Maestría
Senior Data Scientist (Hybrid Guadalajara)
Insulet Corporation —Guadalajara, Jal.
- Tiempo completo
- Oracle
- Doctorado
- Informática
CPU Pre-Silicon Verification Engineer
Intel —Guadalajara, Jal.
- Tiempo completo
- Inglés
- Maestría
- C++
Process Engineer
Flex LTD —Guadalajara, Jal.
- Tiempo completo
- Administración de personal
- Mantenimiento
- Inglés
Sr. Automation Design Engineer
Jabil Circuit —Guadalajara, Jal.
- Tiempo completo
- Ensamblaje
- Licenciatura
- Experiencia en manufactura
11d
lead automation design engineer
Jabil Circuit —Guadalajara, Jal.
- Tiempo completo
- Licenciatura
- Experiencia en manufactura
13d
Equipment Maintenance Engineer
Flex LTD —Guadalajara, Jal.
- Tiempo completo
- Administración de personal
- Inglés
- Licenciatura
- Seguro de vida
DRAM Design Technology Layout Engineer
Micron —Tlaquepaque, Jal.
- Diagramas
- CAD
- Licenciatura
Automotive applications student
NXP Semiconductors —Guadalajara, Jal.
- Azure
- C++
- Licenciatura
Lead Principal Engineer, Layout Design
Micron —Tlaquepaque, Jal.
- Administración de personal
- Doctorado
- CAD
PageWide Web Press Factory and Tier4 Engineer
HP —Guadalajara, Jal.
- Tiempo completo
- Administración de personal
- Inglés
- Licenciatura
Design Layout Engineer
Micron —Tlaquepaque, Jal.
- CAD
- Licenciatura
- Sin título de educación superior
Senior OT Engineer
Radian Generation —Guadalajara, Jal.
- Tiempo completo
- Administración de personal
- Mantenimiento
- Disponible para viajar
Postulación rápida

Quiero recibir la alerta de empleo más reciente para electrical engineer en jalisco

Al ingresar a tu cuenta, aceptas las Condiciones del servicio de SimplyHired y das tu consentimiento a nuestra Política de privacidad y Cookies.

Explorar empleos en más ubicaciones

electrical engineer jobs near jalisco

Empleos de Design Engineer en Guadalajara, JAL.

Empleos de Test Engineer en Guadalajara, JAL.

Empleos de Process Engineer en Guadalajara, JAL.

Empleos de Verification Engineer en Guadalajara, JAL.

Empleos de Automation Engineer en Guadalajara, JAL.

Empleos de Web Developer en Guadalajara, JAL.

Empleos de Mechanical Engineer en Santa Inés, S. L. P.

Empleos de Embedded Software Engineer en Azcapotzalco, CDMX

Empleos de Design Engineer en Querétaro, QRO.

Empleos de Design Engineer en Mexicali, B.c.

Empleos de Design Engineer en Mérida, YUC.

Empleos de Design Engineer en Aguascalientes, AGS.

Empleos de Occupational Health en Monterrey, N. L.

Empleos de Occupational Health en Ciudad De México

Empleos de Entry Level Software Engineer en Ciudad De México

Empleos de Test Engineer en Ciudad Juárez, Chih.

Empleos de R&d Engineer en Tijuana, B.c.

Empleos de Test Engineer en Mexicali, B.c.

Empleos de Design Engineer en Tepepan, CDMX

Empleos de Air Design en Morelos

Physical Design Engineer

Intel -
Guadalajara, Jal.

Postúlate ahora

Información del empleo

Tiempo completo

Cualificaciones

Doctorado
Sin necesidad de experiencia
Inglés
Maestría
Licenciatura
Perl
Recursos humanos
Python

Descripción completa del empleo

Job Details:

Job Description:

The Physical Design Engineer (EM/IR Closure Engineer) is a hands-on individual contributor responsible for block-level and subsystem-level EM/IR analysis and closure.

The role requires strong execution rigor, ownership of reliability closure for assigned blocks, and close collaboration with Physical Design, STA, and Methodology teams while operating within established SAM signoff frameworks.

We invite you to apply and be part of our mission to deliver world-class semiconductor solutions. Join us in shaping the future of technology.

Responsibilities will include but are not limited to:

Execute physical design implementation from RTL to GDS, including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, and power/clock distribution.
Conduct verification and signoff, including formal equivalence verification, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and timing analysis.
Identify and resolve violations, making recommendations for current and future product architectures.
Optimize designs to enhance metrics such as power, frequency, and area using industry-standard EDA tools.
Develop and improve physical design methodologies, automation flows, and processes.
Possess expertise in structural and physical design, including timing closure, physical clock design, and multiple power domain analysis.
Define and apply constraints for hierarchical design integration and floor planning concepts.
Collaborate with cross-functional teams to ensure designs meet Intel's quality and performance standards.

The ideal candidate should show the following behavioral traits:

Strong cross-team collaboration skills.

Qualifications:

Minimum Qualifications are required to be initially considered for this position .

Bachelor's or BS degree in Electronics Engineering, Computer Engineering, or related specialized field with 3+ years of experience.
OR Master's degree in Electronics Engineering, Computer Engineering, or related specialized field with 2+ years of experience.
OR PhD in Electronics Engineering, Computer Engineering, or related specialized field with no experience required.

Experience listed above should be a combination of the following:

Proficiency in scripting languages (e.g., Python, Tcl, Perl) for design flow automation.
Expertise in static timing analysis, layout verification tools such as Calibre DRC, and physical clock design.
Physical design implementation for custom IP and SoC designs using industry-standard tools such as Synopsys or Cadence.

Intermediate to advanced English level.

Must have unrestricted, permanent right to work in Mexico (this role is not eligible for visa or immigration sponsorship).

Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Relevant Physical Design or Signoff experience.
Working knowledge of Synopsys/Ansys signoff tools such as PrimeTime PX, PrimeRail, Redhawk etc.
Understanding power delivery networks, reliability fundamentals, and signoff criteria.
Experience working with Physical Design ECO cycles and closure loops.
Scripting experience in TCL and/or Python.
Hands-on experience with EM/IR analysis and closure for advanced nodes such as 3nm or below.

Requirements listed would be obtained through a combination of relevant industry job experience, internship experience, and/or schoolwork/classes/research.

Job Type:

Experienced Hire

Shift:

Shift 1 (Mexico)

Primary Location:

Mexico, Guadalajara

Additional Locations:

Business group:

The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Postúlate ahora

Refina tu búsqueda

electrical engineer empleos en jalisco

Physical Design Engineer

Senior Test Engineer

SYSTEM TEST ENGINEER (FUNCTIONAL) - POWER ELECTRONICS

SystemC Modeling Developer (Remote)

Customer Support Engineer

Analog Design Engineer

Test Engineer IV

Debug & Rework SME (Test Engineering)

Senior Data Scientist (Hybrid Guadalajara)

CPU Pre-Silicon Verification Engineer

Process Engineer

Sr. Automation Design Engineer

lead automation design engineer

Equipment Maintenance Engineer

DRAM Design Technology Layout Engineer

Automotive applications student

Lead Principal Engineer, Layout Design

PageWide Web Press Factory and Tier4 Engineer

Design Layout Engineer

Senior OT Engineer