2 publicaciones de empleo destacadas de product engineer en rosarito b.c. (¡Están contratando!)

SoC Design & Synthesis Engineer
North American Production Sharing —Tijuana, B.C.
- Doctorado
- Maestría
- Licenciatura
Postulación rápida
7d
Quality Assurance Engineer II (Molding)
Merit Medical Systems Inc. —Tijuana, B.C.
- Tiempo completo
- Word processing
- Licenciatura
- Sin título de educación superior
- Seguro dental

Discover related jobs

Based on your search for product engineer jobs.

Motion & Graphic Designer (Remote Mexico)
Directive —Tijuana, B.C.
1-3 years experience in graphic design, with a focus on performance drive creative and CRO. Financial - Traditional and Roth 401(k) with a 3% company match.
Senior Full-Stack Engineer (Python/ReactJS)
Curotec —Baja California, B.C.
The ideal candidate will be responsible for designing, developing, and deploying scalable web applications and APIs.
Postulación rápida

Quiero recibir la alerta de empleo más reciente para product engineer en rosarito b.c.

Al ingresar a tu cuenta, aceptas las Condiciones del servicio de SimplyHired y das tu consentimiento a nuestra Política de privacidad y Cookies.

Explorar empleos en más ubicaciones

product engineer jobs near rosarito b.c.

Empleos de Design Engineer en Tijuana, B.C.

Empleos de Design Engineer en Querétaro, QRO.

Empleos de Design Engineer en Mexicali, B.c.

Empleos de Design Engineer en Ciudad De México

Empleos de Design Manager en Ciudad De México

Empleos de Devops Engineer en Ciudad De México

Empleos de Design Engineer en Desde Casa

Empleos de Engineer en Querétaro, QRO.

Empleos de The Quality Alliance en Colonia Del Valle, Cdmx

Empleos de It Engineer en Ciudad De México

SoC Design & Synthesis Engineer

North American Production Sharing -
Tijuana, B.C.

Postulación rápida

Información del empleo

Hace 7 días

Cualificaciones

Doctorado
Maestría
Licenciatura
Debugging

Descripción completa del empleo

SoC Design & Synthesis Engineer

This role focuses on synthesizing large‑scale SoC RTL designs into high‑quality gate‑level netlists that are ready for Place & Route. Responsibilities include owning all synthesis inputs, executing multi‑stage synthesis flows, and ensuring netlist quality with respect to timing, power, and DFT requirements prior to Physical Design handoff.

The role also contributes to PPA (Power, Performance, Area) optimization by analyzing trade‑offs and recommending design or constraint improvements, while working closely with Design, DFT, and Physical Design teams to resolve issues early in the flow. In addition, the engineer supports functional ECOs and validates post‑change correctness to improve functionality and fix late‑stage issues, ensuring timely delivery of robust, manufacturable designs used in Snapdragon products across mobile, automotive, and edge AI platforms.

Required Skills

Strong understanding of RTL‑to‑gate synthesis for large SoC designs
Experience with gate‑level netlist quality checks and PD‑ready handoffs
Solid knowledge of timing constraints (SDC) across functional and test modes
Ability to analyze and optimize PPA (Power, Performance, Area) trade‑offs
Experience supporting or implementing functional ECOs and validating correctness
Effective debugging, analytical thinking, and execution under tight project schedules

Minimum Qualifications:

Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. or
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience. or
PhD in Science, Engineering, or related field.

Preferred Qualifications:

Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.

3+ years of ASIC design, verification, validation, integration, or related work experience.
2+ years of experience with architecture and design tools.
2+ years of experience with scripting tools and programming languages.

2+ years of experience with design verification methods.

Principal Duties & Responsibilities:

Applies ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.

Creates architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.

Collaborates across teams (e.g., software architecture, hardware architecture) to develop and execute an implementation strategy that meets system requirements and customer needs.

Evaluates all aspects of process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.

Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable architecture and design of an individual block/SoC or IC Package.

Writes detailed technical documentation for EDA/IP/ASIC projects.

Postulación rápida

Refina tu búsqueda

product engineer empleos en rosarito b.c.

SoC Design & Synthesis Engineer

Quality Assurance Engineer II (Molding)

Discover related jobs

Quiero recibir la alerta de empleo más reciente para product engineer en rosarito b.c.

Related Searches

Explorar empleos en más ubicaciones

Herramientas para candidatos

Herramientas para empresas

Explorar

Mantente conectado